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CHAPTER 1
INTRODUCTION
1.1 Local Area Network (LAN)
In the modern world, the computer plays a very important
roleinindustry,science,business,home,andindeed
everywhere. One of the reasons that computers are so popular
isthat the costof computer hardware has dramatically
decreased, so that people are able to afford them. With the
popularization of computers, it is necessary to develop a tool
for people to communicate with each other by using computers,
i.e., a computer network.
A computer network can be characterized by the following
factors:
1. distribution area,
2. topology,
3. medium access protocol,
4. routing algorithm,
5. network supervision.2
There are two kinds of computer networks distinguished by
geographical distribution, Local Area Networks (LAN) and Wide
Area Networks (WAN).
A local area network is a computer network which is
distributed in a locally limited geographical area and is
nearly always owned byasingle organization[STALL87).
Because of its local area distribution (short distance), a LAN
has the following characters:
1. high data transmission rate,
2. short transmission delay,
3. inexpensive transmission media,
4. low transmission error rate.
Compared with the LAN network, a wide area network (WAN)
is a computer network which is distributed over a wide area,
e.g., nation wide, or even world wide. The wide area network
is for long distance communication and usually uses public
phone lines, satellite channels, etc., as communication media.
Because of the limitations of these communication media, a
delay may occur during the transmission.
1.2 Control Oriented Local Area Network - COLAN
A low cost, microcontroller local area network named the3
COLAN (Control-Oriented Local Area Network) has been designed
by Professor J. H. Herzog's research group in the Department
ofElectricalandComputer EngineeringofOregonState
University. It has been evolved from Task Master [HERZO86] to
COLAN1 [ZHENG86], COLAN2 [KA087], COLAN3 [EUM87], and COLAN4
[THYE88]. The COLAN is a network which is easy to implement.
There is at least one host (e.g., PC computer) in the
COLAN network. The host is typically a personal computer; it
is responsible for supervising the operation of the system.
TheTask-Master (node) isnormallyasingleboard
microcomputer based on an Intel MCS-51 microprocessor. The
connection between host and Task-Master can be made by using
the RS-232 communication link.
LAN networks have extensive applications due to their
many advantages. For example,
1. One application is in the design of real-time control
systems[HERZO87]which employseveralhigh performance
microcontrollers. These microcontrollers are distributed at
control points, perform specialized tasks and communicate with
each other. A general distributed microcontroller network is
shown in Figure 1.0. One of the advantages of this network is
that the complex control activities can be broken into several
control tasks,and performed by several microcontrollers4
referred to as nodes. Another advantage is its simplicity of
maintenance and troubleshooting.
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Figure 1.0 Distributed Microcontroller Network
2.LAN can be used for education purposes. The EDLAN
(Educational Local Area Network) and CLASSLAN (An Experimental
Personal Computer Network for Classroom Education) have been
developed from COLAN [YU89, ZHOU89] networks. The EDLAN makes
network teaching possible, where lectures and exams can be
given through the network without all the students together in
a room.5
1.3 Objective for Thesis
Existing COLAN has no provision for alphanumeric display.
This is needed because a "window" is very useful for the COLAN
network. An LCD (Liquid Crystal Display) can be a good choice
for this purpose because of its low cost, long life, and low
power consumption. In this consideration, a low-cost liquid
crystaldisplay(LCD)unit utilizingaHitachiHD44780
controller was designed to provide a visual display node for
COLAN, and an Intel 8051 microprocessor was used to provide
control services for the display and also to providea
communication interface to the network.
The structure of the COLAN network with the display
control nodes isshown in Figure 1.1,where one of the
application units is an LCD (liquid crystal display). There
are different addresses for different display units. A user
can send a message to any special node.
The display control node must possess the following
characteristics:
1. receiving and routing command packet to/from the host,
2. transferring a file from host to LCD,
3. transferring a line of text from host to LCD,6
4. LCD as a monitor of task-master,
5. display control.
a) On-line text display,
b) clear display,
c) display on (enable),
d) display off (disable),
e) blanking LCD.
In order to meet these objectives, we need to develop
hardware and software. The node hardware includes a single
board computer with an Intel 8051 microprocessor and a liquid
crystal display with an HD44780 dot matrix liquid crystal
display controller and HD44100H drivers. The HD44780 is an LSI
controller that displays alphanumerics, kana characters and
symbols (see following section). Also a task-master interface
unit between the HD44780 and the Intel 8051 microprocessor
must be designed.
Software must be developed to perform all the tasks for
implementing display and control functions.
This design allows the users of the COLAN network to
remotely display and easily control the panel of LCDs by
sending commands to the display control nodes through the
local area network. This capability is especially useful to
provide instructions to operators, provide synchronization for7
human interaction, and for use in locating faults in the
system.Host Computer
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Figure 1.1 Structure of COLAN
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CHAPTER 2
BACKGROUND AND REVIEW OF LITERATURE
2.1 LAN Structures
A computer network is defined as a network in which a
collection ofcomputers,terminals,and other peripheral
devicesareconnectedbycommunicationchannels.The
communication channels can be pairs of twisted wires, coaxial
cables, optical fibers, radio communication, or even satellite
links. The computer and terminals are capable of exchanging
information with each other through the communication media.
A general structure of the computer network is shown in
Figure 2.1. Computer network technology provides the computer
system designers and users with the following benefits:
1. resource sharing: all users of the network are able to
access devices, software, computing facilities in the network.
2. load sharing: for a heavy computation load, the load
can be distributed to several devices in the network, and
jobs can be finished faster than using a single device.
3. reliability: if some computing devices are down due to
some reasons, the others in the network can still perform the
tasks.Host
Computer
Host
Computer
Host
Computer
Host
Computer
Host
Computer
Host
Computer
Host
Computer
Host
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Host
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Figure 2.1 General Structure of a Computer Network11
4. modular design: It is easier to design, construct,
maintain, and update the network system because each computing
device in the network can be designed and updated separately.
5.datacommunication capability:computer networks
provide powerful tools for remote data communication.
6. high performance/low cost: with the development of the
LSI and VLSI technology, high performance microprocessors and
microcomputersbecomeinexpensive.Distributedcomputer
networks are more effective and convenient than centralized
main frame computers.
Thereareseveraltopologiesforcomputer networks
[FORD89, STALL90, PUJOL91]: the bus, the ring, the star, the
loop, full connected, and mesh topology. The most commonly
used topologies in local area networks are bus and ring
structurebecauseoftheirregularity,simplicityand
modularity.
1. Bus-based Network
Figure 2.2 illustrates a bus-based network. This type of
network is logically simple, and is also the most common. Each12
0 11
Figure 2.2 Bus-based Network
Figure 2.3 Ring Topology13
node is given a unique address on the network so that a
destination for data can be specified. To avoid a collision,
only a single node can transmit its message to the bus at any
time. However, the remaining nodes can listen and copy the
transmitted message simultaneously. Today, systems in common
use include CSMA, CSMA/CD (Carrier Sense Multiple Access with
CollisionDetection)[IEEE85C,METCA76],andtokenbus
[IEEE85D].
2. The Ring Network
A ringnetworkisshownin Figure2.3,each node
connected to the network has equal status. Nodes are connected
only to nodes adjacent to them on either side. The packets of
data are passed from each node on receipt to its adjacent
node. Messages loop around the ring from their source nodes to
their destinations.
The ring network is very simple and regular like the bus
network. The advantages of the ring topology over the bus
topology include the following:
1. Simultaneous message transmission is possible.
2. A ring network can be spread over a relatively wider14
area than a bus network without using amplifying repeaters.
Each node uses a regenerative repeater.
3. The ring network can easily use optical fiber which is
currently the fastest transmission medium. Fiber Distributed
Data Interface standard is a protocol designed for the ring
type networks which use optical fiber as its medium.
Although a ring network has its advantages compared with
the bus network, one disadvantage of the ring network is its
lower reliability. If there is any node interface failure or
link failure, it will disable some of the communication. In
recent years, many techniques have been developed to increase
the reliability of a ring network, e.g., double loop networks,
and node bypass techniques [ROM88, COMPA87].
3. The Star Network
The star topology is illustrated in Figure 2.4. Each node
on the network is connected with the server by means of an
independent link. The advantage of the star network is that an
independent link failure in one link will not necessarily
interfere with the operation of other stations. The
disadvantage of a star network is that an excessive amount of
cable is required. One way to reduced cost of cabling is to
employ the related "clustered star" topology (Figure 2.5)15
Shared
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Figure 2.4 Star Network
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Figure 2.5 Star Cluster Network Topology16
where the nodes in a particular location are clustered
together in a star formation with a single link back to the
server.
The usual method of initiating communications using the
star network topology is for the initiating node to send a
signal directly to the server which then responds to convey
whether the network communications channel is available.
4. The Loop Network
The loop network is similar to the ring network, but has
a special controller unit in the loop (Figure 2.6). Each node
or loop controller is connected to two cables, one of them for
incoming data, the other one for outgoing data. Each node is
connected only to those adjacent to it, and receives a packet
of data from the node on one side and then passes it on to the
loop.
A typical method for data transmission in the loop
network is polling by the loop controller. A special address
packet is sent to every node in turn in order to inquire
whether that node is waiting to send data.
5. Fully Connected Network and Mesh Network
A fully connected network is shown in Figure 2.7. In thisNode 5
Loop Controller
Node 6 Node 1
Node 4 Node 3
Figure 2.6 Loop Network Topology
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B
Figure 2.7 Full Connected Network Topology
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Figure 2.8 A Mesh Network Topology19
topology, a direct link is provided betweenany pair of nodes.
Each node can communicate with any other node directly if they
havedifferentsourceanddestinationaddresses.The
disadvantages of this network are high cost and complexity.
Figure 2.8 shows a general mesh network topology. A link
can be put arbitrarily between any pair of nodes in the mesh
network. The advantages of mesh network are:
1. it is cheaper than a fully connected network
2. multiple messages can be transmitted simultaneously if
they use different links.
3. it is very easy to add one more node on the network.
The disadvantage of the mesh network is routing problems
with in the network. For example, in the data transmission
from node A to D, some paths can be used: A-B-D, A-E-D, A-B-C-
D, etc. Therefore, the nodes must decide which path to be use
to send messages to their destinations. The paths chosen
depend on the following:
1. the network topology,
2. the traffic conditions,20
3. optimized time.
These conditions are changing all the time. As more and more
nodes are added to the network, the routing problem becomes
more and more serious.
6. ISO/OSI
In order to minimize the complexity of network design,
modern computer networks use a layered architecture.The
network services are divided into different layers. One of
these architectures is the OSI (Open System Interconnection)
reference model which was developed by ISO (International
Standard Organization).
The ISO/OSI layered structure is shown in Table 2.1. The
working principles of the structure have been discussed in
references[YU89,XU91].There are seven layersin this
structure.Each layer isalogical entity which accepts
services from the layer immediately below it and provides
services to the layer above it. The layer structure is highly
modularandflexible.Thefunctionsofeachlayerare
independent of each other and can be designed and implemented
separately. .21
Layer # Layer Functions
1 Physical Transfer and reception of a bit
stream
2 Data link Data communications between nodes
3 Network Information routing
4 Transport Reliable data transport
5 Session Management of dialogue
6 PresentationCode and format conversions
7 Application Special purpose services
Table 2.1 ISO/OSI Layer Structure
We will see that the COLAN network is an example of a layer
structure.
7. IEEE 802
In order to standardize the means of connecting digital
equipment within a local area, the IEEE Standards Committee
adopted several standards for LANs, i.e., IEEE 802(Figure
2.9). According to OSI model, the standards are divided into
5 parts: 802.1, 802.2, 802.3, 802.4, and 802.5. The IEEE 802.1
standard provides an overview for the set of standards and
defines the interface of each part of the 802 standards. The
IEEE 802.2 standard describes the functionality of the upper
portion of the data link layer and the Local Link Control
protocol. The IEEE 802.3, IEEE 802.4, and IEEE 802.5 standards22
describe CSMA/CD, token bus, and token ring access methods
respectively. The following table gives some information for
these standards.
Standards 802.3 802.4 802.5
Access Methods CSMA/CD Token BusToken Ring
Topologies Bus Bus Ring
Table 2.2 The Media Access Method and Network Topology of IEEE
802 Standard
IEEE 802.1
IEEE 802.2
IEEE 802.3
CSMA/CD
IEEE 802.4
Token Bus
IEEE 802.5
Token Ring
Data
Link
Layer
Physical
Layer
Figure 2.9 IEEE 802 Local Area Network Standard
2.2 LAN Implementation
The three most common approaches for implementing local
area networks are token ring, token bus, and CSMA/CD.23
In a token-passing system (token ring and token bus), a
logical "token" is very important for the network. The token
can be held by one station at a time, and only the station in
possession of the token may transmit.When the station
finishes transmitting,it passes the token to the next
station. The token-passing can be implemented with eithera
ring or a bus topology.
1. Token Ring
In the token ring access method, stations are arranged on
a transmission medium which physically forms a ring. In order
to gain access to the bus, a station must first acquire the
token which circulates around the network. A token isa
special bit pattern that provides a technique to control when
a station can get access to the bus. Within a network, there
is only one token. When all stations are idle, the token
packet is labeled as a "free" token. A station wishing to
transmit detects the token passing by, alters the bit pattern
of the token from "free token" to "busy token", and transmits
a packet immediately following the busy token. Other stations
wishing to transmit must wait while there is no free token.
The packet on the ring will make a round trip and be purged by
the transmitting station. The transmitting station will insert
a new free token on the ring when it has completed transmiss-
ion of its packets and the busy token has returned [STALL84).24
2. Token Bus
The token bus access method is a technique in which the
stations on the bus form a logical ring. Stationsare assigned
positions in an ordered sequence, with the last member of the
sequence followed by thefirst.Each station knows the
identity of the stations preceding and following it. A control
packet known as the token regulates the right of access: When
a station receives the token, it is granted control of the
medium for a specified time.During this period,it may
transmit one or more packets, poll stations, and receive
responses. Once the station finishes transmitting, or time has
expired, it will pass the token on to the next station in the
logical sequence. During steady-state operation, each station
gets access to the medium sequentially according to its
position in the logical ring.
3. Ethernet
TheEthernetLAN,originallydevelopedbyXerox
Corporation [SLATE89], uses the CSMA/CD access method. In the
CSMA/CD access method, two or more stations share a common
transmission medium. When a station wants to transmit data, it
listens to the medium first in order to determine whether
anothertransmissionisinprogress.Ifthereisno
transmission at the current time, i.e. the medium is idle, the25
station may transmit. Otherwise, the station has to wait for
some period of time and then try again by using one of the
"persistence algorithms". This is the Carrier Sense Multiple
Access (CSMA) portion of the protocol. While the station is
transmitting data,it keeps listening to the medium and
continuously compares the data to be transmitted with the
actual state of the line. If the two differ, it assumes that
a collision has occurred. It then immediately terminates the
remaining transmission and waits a random amount of time
before attempting to transmit again. This is the Collision
Detection (CD) portion of the protocol.
The three "persistence algorithms" for the CSMA/CD are:
1) Nonpersistent - The station waits for a random amount
of time and then senses the medium again.
2)1-persistent -The station continues to sense the
medium until it is idle, then transmits.
3)p-persistent The station continues to sense the
medium until it is idle, then transmits with some preassigned
probability p.26
2.3 COLAN Network
There is at least one host node in the COLAN network, the
host node is usually by a personal computer which acts as a
"manager" and communicates with other task processing units by
utilizing a special command format (see following section).
The communication channel between host and other nodes is
implemented by using the serial port of the host computer and
the serial port of the microprocessors of the task processing
units.
The COLAN network has advantages in control applications.
A complex control activity can be divided into several tasks
with every task programmed as a modular piece of software.
Each task can be assigned to a different network node.
The task processing units are usually implemented with
low cost single-board computers. The Intel 8052, 8051, 8031,
8096 and Motorola 68c11 microprocessors have been used in task
processing units.
The software for the task processing units can be divided
into two parts, operating system and application program. The
operating system ensures the proper communication with the
host computer and implements the physical and data link layer
functions in the COLAN network[THYE88].The application27
programs provide the special application functions and high
layer communication functions in the ISO OSI structure.
A task is defined as a modular piece of software which
accomplishes a specific action in the context of the control
problem while using and servicing system resources.
The controland monitoring activities can often be
performed by the task.The controlcommand packets are
transmitted from the host computer to the task master nodes to
activate the operation tasks. A control command packet of the
COLAN network contains the following:
1. Address of the task processing unit,
2. Task number,
3. Execution condition and parameters,
4. Data parameter.
The command packet has following format:
(AA P NN S DD DD DD DD DD)
where28
Start flag of a command packet,
End flag of a command packet,
AAAddress of taskmaster, two ASCII characters. The
host computer can concurrently control many
different taskmasters, so the address of
destination taskmaster must be identified.
P Prefix. The prefix determines the starting
mechanism and the priority of a task. Three
different prefixes are used.
:The task is commenced as soon as it reaches the
head of the queue and the foregoing task is
complete
?Synchronized task. The synchronized task will be
started if the following conditions are met:
1. the current task is complete,
2. the synchronized task reaches the head of
the storage queue,
3. the host sends a special synchronizing
signal to start the task.
!Immediate task. The Immediate task is a high29
priority task. If a command packet with a !as
prefix is received, the specified task is not put in
the queue but runs immediately. The current running
task is suspended and will be resumed after
completion of the immediate task.
NNTask number. These two hexadecimal characters
specify the task to be performed. There are 36
standard utility and queue-management tasks in the
library. In addition, 220 (256-36=220) application
tasks can be defined by users.
S Suffix control character. This character determines
the terminating mechanism.
.The task is discarded after completion.
+Requeue upon completion. The required tasks
remain in the queue until they are discarded by the
host computer.
*The task is requeued a certain number of times (0
256 times).
DDData parameter. This is an optional field and allows
up to 5 pairs of hexadecimal characters for use in
a task.
For example, the command packet30
(07:0E.F002)
will transfer one byte of data from externalmemory (address:
F002)to the host computer where it can be displayed or
stored.
For this thesis project, we used the taskmaster operating
system V5.0 (HERZO89). It plays a very important role in the
COLAN network, and made this project possible.
2.4 Display Units
There are several kinds of display units, CRT, plasma,
liquid crystal display (LCD), and so on. In recent years, the
LCD displays have become more and more popular, and more and
more important. The color LCD has been available for the last
couple of years. A small color TV with an LCD monitor can now
be purchased on the market. Used in watches, televisions,
portable computers, and scientific instruments, the LCD as a
display unit because LCD has the following advantages:
1. low power consumption (power saver),
2. long life time,
3. planar screen,
4. light weight.
On the other hand, the LCD has following disadvantages:31
1. low resolution,
2. slower display speed,
3.backlighting required,
4. low contrast,
5. special view angle.
The principle for a dot LCD is very simple,a dot can be
turned on for display and turned off for non-display.
Designers have been working to develop a giant liquid
crystal display with a 40 to 80 inch screen for TV and notice
boards [YOSHI91]. The biggest problem in developing this kind
of LCD is that it costs too much with current production
technology.
2.5 Structure of the LCD: HD44780 Dot Matrix Liquid Crystal
Display Controller and HD44100H Driver
The HD44780 and HD44100H are a dot matrix liquid crystal
display controller and driver LSI that display alphanumerics,
kana characters and symbols. They drive a dot matrix liquid
crystaldisplayundercontrolbya4-bitor8-bit
microcomputer or microprocessor. All the functions required
forthedotmatrixliquidcrystaldisplaydriverare
internally provided on onechip.Userscanfabricatea32
completedot matrixliquidcrystaldisplaysystem with
relatively few chips by using the HD44780 and HD44100H. The
controller and drivers can display up to 80 characters. If
more controllers and drivers are used, more characters can be
displayed. In this application two HD44780s were used. This
allowed 2x2=4 lines and 40x4=160 characters to be displayed.
The LCD controller and driver are produced in the CMOS
process, so the combination of the controller and driver with
aCMOSmicrocomputeror microprocessorcanimplementa
portable battery-driven device with low power dissipation (see
appendix).33
CHAPTER 3
IMPLEMENTATION OF MICROPROCESSOR CONTROLLER FOR AN LCD DISPLAY
3.1 System
3.1.1 Overview
A microprocessor-based LCD display control node for the
COLAN network has been designed and developed with the Intel
8051 microprocessor asaCPU and an HD44780 asan LCD
controller. The system diagram of this system is shown in
Figure 3.1. The system can be divided three parts:
1. A single board computer for control purpose,
2. An HD44780 controller and HD44100H drivers for LCD
display,
3. A panel of the liquid crystal display.
The Intel 8051 (MCS-51 family) is a control-oriented, 8-
bit microcontroller which is used to serve as the main
processor for each node. There is one serial I/O port which
can be interfaced to the host (PC) using RS 485 which allows
the creation of a bidirectional bus conecting up to 32 devices
[HERZ089]. An adapter to accommodate communication between the
RS485 and the on-board RS232 was provided [HERZ089]. The34
Intel 8051 Microprocessor
Control Signals
Address/Data
HD44780 Controller
HD44100H Drivers
Memory of 8051
Panel of the
Liquid Crystal Display
Figure 3.1 Structure Diagram of Display Control Node35
microprocessor has 64k bytes of data memory space, and 64k
bytes of program memory space. The functions of this single
board computer are:
1. communication with the host computer (PC),
2. receiving and decoding command packets from the host,
3. sending display data to the LCD screen through the
HD44780 controller,
4. LCD screen controller.
The HD44780 is an LSI LCD display controller, and the
HD44100H is an LSI driver for the LCD. The controller has the
advantage of low cost and being simple to interface to the
microprocessor,anditisespeciallysuitableforthe
implementation of the display control node. The functions of
the HD44780 LCD controller are:
1. managing the screen display,
2. displaying patterns (5X7 or 5X10 dot character font),
3. receiving the signal from MPU (microprocessor unit).
Allof the display functions required by the host
computer are performed by the cooperation of the 8051 and the
HD44780.Wecanmakethefollowingassumptions:the
microprocessor 8051isthe"brain"and the LCD display
subsystem is a "memory" unit for the Intel 8051. The 805136
sends the display data to the panel of the LCD through the
HD44780.
3.1.2 System Functions and Specifications
Character Format:
5X7 dot character pattern
5X10 dot character pattern
Character Display Control:
backspace
cursor return home and line feed
Cursor Style:
cursor off
line
blinking block
blinking block and line
shift left
shift right
Display Format:37
one line
two line
Characters(includingalphanumerics,kana charactersand
symbols) Displayed:
192 characters (Table 3.1)
3.2 Hardware Description
3.2.1 Microprocessor-based System
ThekeycomponentofaCOLANnetworkisthe
microcontroller system - a single board computer that serves
as the main processor of each node. A single board computer
for this purpose has been designed with the Intel8051
microprocessor operating at 11.0592 MHz for generating a wide
range of exact baud rates.
3.2.2 Intel 8051 Microprocessor
The 8051 microprocessor is a member of the Intel MCS-51
family which contains the 8031, 8051, 8052, and 8751. An MCS-
51 microprocessor is a single chip control-oriented micro-
controller. Table 3.2 shows the characteristics of the Intel
MCS-51 family.38
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Table 3.1 Correspondence BetweenCharacter Codes and Pattern39
AP Internal Memory
program Data(RAM)
InterruptsTimers/
counters
8051 4kx8 ROM 128x8 5 2x16 bit
8051AH4kx8 ROM 128x8 5 2x16 bit
8052AH8kx8 ROM 256x8 6 3x16 bit
8031 128x8 5 2x16 bit
8031AH 128x8 5 2x16 bit
8032AH 256x8 6 3x16 bit
8751H 4kx8 EROM 128x8 5 2x16 bit
8751H-84kx8 EROM 128x8 5 2x16 bit
Table 3.2 Intel MCS-51 Family
The common features of all the microprocessors in the
MCS51 family are:
1.8-bit CPU optimized for the control applications,
2.Boolean processing capabilities,
3.128 bytes of on-chip Data RAM,
4.4k bytes of on-chip program memory,
5.64k program memory address space,
7.64k data memory address space,
8.Two 16-bit timer/counters,
9.Full duplex UART,
10. 32 bidirectional and individually addressable I/O
lines.40
3.2.3 Memory Organization of the 8051 and HD44780
The internal 4k byte ROM of the 8051 is not used in this
application. The external program space and the data memory
space are combined into a 64k byte memory space, and the
memory map is shown in Figure 3.2a.
The internal memory of the HD44780 controller is shown in
Figure 3.2b
3.2.4 HD44780 Controller
The HD44780 controller (Figure 3.4)is a low cost dot
matrix liquid crystal display controller. It can be easily
interfaced to a 8-bit microprocessor.
In order to make LCD hardware work, the following four
distinct setsofsignals must be supplied by the8051
microprocessor:
1. Data Bus (8 bits wide),
2. Register select (RS) input,
3. Read/write (R/W) input,
4. Enable (strobe)(E) input.41
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Figure 3.2b HD44780 Memory Map43
The data bus allows bi-directional transfers between the
8051 and the LCD. The register select (RS) line distinguishes
between"normal"display"readsor writes"anddisplay
"commands"( Table 3.3 ).
3.3 Interface Between 8051 and Host Node
The display control node interfaces to the host computer
through the 8051 on-chip serial port and RS-232 asynchronous
communication protocol. The data is transmitted in the format
of 8 data bits, one stop bit and no parity checking. The baud
rate of the transmission is initialized at 1200 and user can
get 300, 1200, 2400, or 9600 baud rate by reprogramming. A
line driver (1488) and a line receiver (1489) are used to
convert signals between the TTL level and the RS-232 level.
3.4 Interface Between INTEL 8051 and HD44780 Controller
The HD 44780controller can interface with 8-bit
microprocessors, especially the following:
*Intel 8031, 8051, 8088, 8096, 8085,
*Motorola 6800, 6801, 6809, 6500,
*Z-80, Z-8.
In this project, we chose the Intel 8051 microprocessor as the44
CPU for the control node. The interface diagrams between the
8051 and HD44780 are shown in Figures 3.3.
3.5 LCD Subsystem Configuration
1. Registers
The HD44780 controller, shown in Figure 3.4, has two 8-
bit registers,aninstruction register(IR)andadata
register (DR).
The instruction register IR stores instruction codes such
as display clear, cursor shift, as well as address information
for display data RAM (DD RAM), and character generator RAM (CG
RAM). The IR can be written from the microprocessor 8051, but
can not be read by the 8051.
The data register DR temporarily stores data to be
written into or read from the display data DD RAM and the
character generator CG RAM. When the data are transfered from
the 8051 microprocessor to the LCD, data written into the DR
from the 8051 microprocessor is automatically written into the
DD RAM or the CG RAM by internal operations. When the data are
transfered from the LCD to the 8051 microprocessor, the DR is
used for storage of data from the DD RAM or the CG RAM. When
address information is written to the IR, data is read into
the DR from the DD RAM or the CG RAM by internal operations45
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Figure 3.3 Interfacing Diagram between 8051 and HD4478046
Data can be transferred from the DR to the 8051 microprocessor
by reading the DR. After the 8051 reads the DR, data in the DD
RAM or CG RAM at the next address is sent to the DR and the
read by the 8051 microprocessor.
Register selector (RS) signals make their selections from
these two registers,i.e.,instruction register and data
register (see Table 3.3).
RSR/W Operation
0 0 IR writes as internal operation (display clear,
etc.)
0 1 read busy flag (DB7) and address counter (DBO-
DB6)
1 0 DR writes as internal operation (DR to DD or
RAM)
1 1 DR read as internal operation (DD or CG RAM to
DR) where DB7 is busy flag bit, R/W is read or
write signal.
Table 3.3Register Selection
2. Busy Flag (BF)
When the busy flag (DB7, see Figure 3.4)is "1", the
HD44780 isin the internal operation mode,and the next
instruction will not be accepted. As Table 3.3 shows, the busy
flagisoutputtoDB7whenRS=0andR/W=1.Thenext
instruction is written after ensuring that the busy flag is
"0". A busy flag check timing sequence is shown below.Yee
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3. Address Counter (AC)
The address counter (AC) assigns addresses to DD and CG
RAMs. When an instruction for an address is written to IR, the
address information is sent from IR to AC. Selection of either
DD or CG RAM is also determined concurrently by the
instruction. After writing to (or reading from) DD or CG RAM
display data,ACisautomatically incremented by1(or
decreased by 1). The contents of AC are output to DB0-DB6 when
RS=0 and R/W=1, as shown in Table 3.3.
4. Display Data RAM (DD RAM)
The display data RAM(DDRAM)stores display data
represented in 8-bit character codes. Its capacity is 80x8
bits, or 80 characters. The display data RAM (DD RAM) that is
not used for display can be used as a general data RAM.
Relations between DD RAM addresses and positions for a two
line display on liquid crystal display are shown below:
digit
line 1
line 2
12 3 45 39 40 ... display
0001020304 2627
4041424344 6667
position
DD RAM
address49
The DD RAM address (ADD)is set in the Address Counter
(AC)and is represented in hexadecimal. AC has following
format:
Upper Order Bits1....Lower Order Bits..-1
AC6AC5AC4 AC3 AC2AC1ACO
...Hexadecimal... Hexadecimal
For example: the following content of AC
1 0 0 1 1 1 1
represents DD RAM address "4F".
5. Character Generator ROM (CG ROM)
The character generator ROM (7200 bits) generates 5x7 and
5x10 dot character patterns from 8-bit character codes. It can
generate 160 types of 5x7 dot character patterns and 32 types
of 5x10 dot character patterns (see Table 3.1).
6. Character Generator RAM (CG RAM)
The character generator RAM (512 bits) is the RAM with
which the user can program character patterns. With 5x7 dots,
8 types of character patterns can be written and with 5x10
dots 4 types can be written (because of the memory limitation,50
a few characters can be obtained). This special option gives
users additional choices for special character displays.
7. Liquid Crystal Display Driver Circuit
The liquid crystal display driver circuit consists of 16
common signal drivers and 40 segment signal drivers (Figure A3
in appendix A). When the character font and number of lines
are selected by a program, the required common signal drivers
automatically output drive waveforms. The other common signal
drivers continue to output non-selected waveforms.51
CHAPTER 4
SOFTWARE IMPLEMENTATION
4.1 Software Overview
A generalsoftware proceduralflowchartforthis
application is shown in Figure 4.1.
The software of COLAN mainly consists of two types: high
level software which resides at the host computer and low
level software which resides in the task nodes. The system
interface software in the host computer can be written in any
high level language, for example, C, Pascal, Basic language
etc.In this thesis,we used GWbasic for the interface
language between host computer and task node. The software in
the microcontroller-based system is written in the low level
assembly language of the Intel 8051 family of
microcontrollers.
The low level assembly language can be divided into two
parts, one is the operating system, and the other is the
displayapplication program whichcontainsanumberof
subroutines. These subroutines can be classified into the
following parts according to their functions:
1. LCD display subsystem initialization.52
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CGRAM data from
Module.
V(RETURN)
Figure 4.1 General Software Procedural Flow Chart53
2. Data Reception and display control.
3Screen control.
The program flow chart of the display control node is shown in
Figure 4.2.
4.2LCD Display Subsystem Initialization
The initialization subroutine contains HD44780
initializationandfunctionset(microprocessortype,
character font, and number of display lines) initialization.
When the system turns on or resets, the initialization of
the LCD display subsystem is carried out by the 8051 writing
to the registers. Figure 4.3 gives a typical procedure for
initialization.
4.3 The Reception and Display Control Subroutine
There are three ways for the host computer to send
display information to an LCD through the LAN:
1. File transfer
2. Line transfer1
IReset
COLAN System Initialization
i
HD44780 Initialization
i
Display Tasks
1
Operating System
Display File
Reception
Display and
Control
Clear
Screen
Enable
Display
Disable
Display
I
Return COLAN System
Figure 4.2 Application Program Flow Chart of Display Control Node55
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Display On
Display Off
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IInitialization Ends
Figure 4.3 Initialization by Instructions56
3. Character transfer (in this case, the LCD is just like
a monitor of the task node).
File Transfer
In order to make a file transfer from host to LCD, a file
must first be created. The task for this transmission is
called file "display", this task is useful only for files that
already exist. To avoid typing errors, spelling and grammar
checks can be made before transferring.
Line Transfer
Line transfer is good for sending a message (line by
line) from the screen of the host computer to the panel of the
LCD. It is simple and convenient. The task for this transfer
is called "Typing".
Character Display
This special task subroutine can transfer a character
from the host keyboard to the screen of the LCD. The screen of
the LCD is a monitor of the task node and the keyboard of host
the computer is a keyboard of the control node. This task is
called Monitoru.57
A flow chart of display and control subroutines is shown
in Figure 4.4.
Clear Display
This function is much like LCD initialization. A special
code is written to all the DD RAM addresses, and set the DD
RAM address to 0 in the address counter.
Return Home
This function is sets the DD RAM address to 0 in the
address counter. It returns the display to its original status
if it has been shifted. The cursor or blink goes to the left
edge of the first line.
Entry Mode Set
Increments or decrements of the DD RAM address by 1 can
be chosen. The cursor moves to the right when the DD ram
address is incremented by1and to the left when it is
decremented by 1. In addition, one also can shift the entire
display either to the right or to the left (rotating).Tasks
1
Cursor Shift Display Shift
Clear Display
Yes1
Display ON/OFF
Initialization
Entry Mode
Display Data
End Display
Return Home
Continue to Receive Return To
Display Task COLAN
Figure 4.4 A Flow Chart of the Display and Control Subroutines59
Display ON/OFF Control
The display can be on or off by using a special code, and
the cursor also can be controlled in the same way. This
function is especially useful if more 2x40 LCDs are used as
one "bigger" LCD. In this thesis, we used two 2x40 LCDs.
Cursor of Display Shift
This function allows users to shift the cursor position
or the display to the right or the left without writing or
reading display data. This is helpful in making corrections to
the display.
Finally, we would like to point out that it is not
difficult to add new tasks to the current application program
if any special requirements are needed.60
CHAPTER 5
PERFORMANCE EVALUATION
A low-cost text display node for a control oriented local
areanetwork hasbeendesigned,fabricated,andtested
according to its original requirements (Chapter 1), and also
has been discussed in detail in the previous chapters. This
node is suitable for use with the existing COLAN network.
5.1 Data Rate
One of the very important bench marks for this text
display node is data rate, i.e., how many bytes of data can be
transferred from host to LCD per unit time. In this design, 10
bytes/second or 10 characters/second data rate is reached.
Because the price of this LCD is low, the data rate of the
design is satisfactory.
5.2 Display and Control Functions
A set of functions for display and control purposes has
been written for this design (see Chapter 4). It is very easy
for users to use them without difficulty. These functions
cover all basic requirements, and also can be implemented by
a tape recorder. If a tape recorder is used, all commands can
be put on the tape and the display on the LCD is controlled by61
the recorder rather than a host computer. In this case, a user
merely needs to choose the right tape and push a button on the
tape recorder to get information. This is especially useful,
for example, in a museum, information center, and so on.
5.3 Performance Limitation
ThedatarateislimitedbytheLCDitself.The
procedures to transfer data to the panel of the LCD can be
divided into following steps:
1. transfer a byte of data from the Intel 8051 to data
register DR of HD44780,
2.HD44780 puts a "busy flag" on DB7 in order to do
internal operation,
3. display the data on the panel of the LCD,
4. HD44780 clears the "busy flag".
More bytes of the data could be transfered by repeating the
above procedures. The data rate would be increased if more
bytes of data could be transferred at the same time, but this
is not possible for this LCD.62
An HD44780 controller can display 80 characters maximum,
and there is no way to do graphics. In this thesis project we
developed a special method to combine two HD44780 controllers
as one, so it can display 160 characters. Furthermore, this
method can be easily extended for more HD44780 controllers.63
CHAPTER 6
CONCLUSIONS, AND SUGGESTIONS FOR FURTHER WORK
6.1 Conclusions
Previous chapters of this thesis have discussed the
implementation of the text display control node,and the
communications among host, control node, and LCD unit. The
primary objectives of this thesis project are to design a low-
cost text display node for the Control Oriented Local Area
Network.The following functionalities indicate that the
display control node has the features which meet the original
objectives.
1. Providing a basic set of functions for the display and
the panel control of the LCD display unit,
2. Interfacing communications between host and control
node, and between control node and LCD unit,
3. Combining more 2x40 LCDs into one LCD to get a
larger panel display.
The aforementioned functionalities of the display control
node have been successfully demonstrated in this thesis
project with cooperation between the Intel 8051 microprocessor
and HD44780 controller.64
6.2 Recommendation for Future Research
Even though the current implementation of the control
node for the COLAN has successfully achieved the original
goals and objectives, improvements can be still made in many
respects. The following is a list of recommendations that can
be used as a guide for the future research and development of
COLAN:
1.The development of graphic display functions. The
current HD44780 has no graphic ability, but a VGA-compatible
monochrome LCD module(C643G)from Seiko Instrumentsis
available ($500.00) [ELECT91].
2. Color display. A portable color TV has been designed
by using a color LCD panel [RADIO92], so it is possible to get
a color LCD as a display unit for the COLAN.
3. Giant Liquid Crystal Display. A 40 - 80 inch screen
LCDisbeingdevelopedinJapan[KANEK91].Ifitis
successful, a giant screen LCD will be available, and would be
excellent for a display in a large room or a public area.
Implementation of the above features would be difficult
with the limited memory of the 8051. The graphics are stored
in the screen memory in bit-map form, so a large amount of65
memory space is required for this purpose. A possible solution
to this problem is to use an Intel 8086 or 8088 microprocessor
with one megabyte memory.66
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APPENDIX A
HARDWARE DESCRIPTION AND OPERATION MANUAL
Al.LCD HARDWARE
A1.1 Requirements
The host must supply four distinct sets of signals:
a) data bus (4 or 8 bits wide)
b) register select (RS) input
c) read/write (R/W) input
d) enable (strobe)(E) input
The data bus allows bi-directional transfers between the
host microprocessor and the LCD. The RS line distinguishes
between"normal"display"readsor writes"anddisplay
"commands". R/W is standard and may be tied to ground if a
"write-only"displayisdesired.Theon-boarddisplay
processor transfers data when "clocked" by the positive going
strobe signal injected into the enable input.
A1.2 Timing and Level
Timing and levels(see Figures Al and A2 )are very71
important. The following conditions must be reached:
a) the (RS) and (R/W) lines must be stable.
b) 140 ns, or more, after (a) the enable line is strobed
high.This line will remain high for at least 450 ns.
c)data are held stable at least 195 ns prior to the
"fall" ofenable.
d) Data, RS and R/W all persist for 10 ns, minimum, after
the fall of enable.
This description of a data "write" applies equally to a
data "read" except that data "out" from the module are not
guaranteed valid until 320 ns have elapsed after the rise of
enable. Signal levels are compatible with TTL or 5V CMOS.
e) Violation of the module's timing specification is the
major cause of improper, or no display. Usually the RS or R/W
set uptimeortheE(enable)pulse widthisoutof
specification. Confirm the signal widths and edges with an
oscilloscope if display operation is erratic. All signals must
remain stable through-out the E pulse. The E pulse must have
rapid "rise and fall" times and must not ring.72
A1.3Derivation of Signals
Interface design must carefully take into consideration
the host micro's speed. The LCD requires a data strobe signal
which is some 450 ns wide. The user must determine if his
proposed system speed will yield a strobe of sufficient width.
The strobe is derived from the host's RD and WR signal or from
the E signal; data strobes should be present. As host speed
increases, the width of these strobes decreases. If the host
microprocessor has a "Ready" or "Wait" line, which stretches
both read and write transfers, then the appropriate decoded
signal will allow high crystal speeds and insure acceptable
LCD module strobe widths. If a Ready line is not available,
high speed operation is mandatory. It is necessary to "latch"
the data and key control signals which are "captured on the
fly". A result of this is the simplification that the RS, R/W
and E signals are derived from the latched address line rather
than from data or control sources. Operation at slower speeds
eliminates the complications that the higher speeds create.
a)The R/W is best derived, strangely enough, from a
latched address line. This is due to the increased "set-up"
time which is provided by this technique. Normal RD or WR
strobes occur at some point later in the timing cycle, after
addresses have stabilized.73
b)Likewise the RS should be derived from a second
address line.
c) The data can be mated, provided by the bus if the
strobe signal widths are sufficient.
d) The "Enable" pulse which clocks the LCD is created by
logically combining the decoded address with the host's strobe
signal. The pulse must be sufficiently wide. Ensure that the
two address lines, driving RS and R/W, have stabilized for at
least140nspriortotheonsetofthisenable.The
requirement of "setting" the R/W line prior to driving the
enable explains the use of address signals for the R/W and RS
drivers.
A1.4Bus Drive Characteristics:
The modules do not have true tri state modes. The data
bus will attempt to " pull-up" to 5V even when the module is
"deselected"( when the "E" line is low). Fortunately these
pull-ups are currently limited in the vicinity of 120 uA. Any
normal TTL bus driver will easily absorb this level. An all
CMOS system might require a bus driver however. When the
module is selected and the E signal is high the module can
easily drive the bus to TTL or 5V CMOS specifications.74
A2.SPECIALLY CODED DISPLAYS
"Special" LCD Modules fall into these categories:
a) modules with multiple enable signals
b) modules with 4 lines
c) single chip, 16 character modules
All Densitron's LCD modules employ the HD44780 industry
standard display controller. Operation of these normal modules
is quite straightforward. The displays outlined above have
unique characteristics and must be approached with some
special knowledge.
Moduleswithmultipleenablesignalsare:LM44,
LM790(4x40), and LM48 (2x80 and 4x80). Multiple controllers
must be utilized when the display exceeds a total of 80
characters.Thisisthe maximum capacityofthe44780
controller. The 4x40 displays are configured as two vertically
stacked 2x40 units. The 2x80 displays are configured as two
vertically stacked 2x40 units, side by side. The 4x80 display
is, equivalently, four 2x40 displays stacked both vertically
and horizontally.75
On a 4x40 display, each enable controls one vertical half
of the display. Thus lines 1 and 2 are controlled by the first
enable and lines 3 and 4 are controlled by the second. These
parts will perform an automatic line feed and a carriage
return between lines 1 and 2, and between line 3 and 4. They
can NOT, however perform that maneuver between line 2 and 3.
The host must track the cursor's location and activate the
appropriate enable. The controllers must be initialized into
the two line mode, as explained above. When
mistakenly initialized as a one line device,
powered up, or
only lines one
and 3 will be visible. A subtle point is the necessity to
deactivate the "old" cursor and activate the "new" cursor when
sequencing between vertical "haves" of the display.
Four line modules have unique addressing schemes. They do
not"line-feed" as one would expect. These charts should
explain:
LM73(4x16) LM44 or LM79(4x40)
80 8F linel 80 A7
CO CF line2 CO E7
90 9F line3 80 A7
DO DF line4 CO E7
El
E2
Single Chip, 1x16 modules (LM71) "trick" the controller76
into outputting 16 characters instead of the normal 8. Forcing
this part into the two line mode allows the "bottom-line"
output of the controller to drive the independent, right half
of the display. Cost savings are gained at the expense of a
slight loss of display contrast. The left half is addressed as
80-87whiletherightsideisC0 -C7.Shiftingisnot
supported, however.
A3.THE USE AND APPLICATION OF CG-RAM
Character Generator (CG) RAM is an interesting and useful
ACCESSORY. It does NOT have to be used or attended to during
any normal display operation. CG Ram allows the creation of up
to 8 special characters or symbols. Once programmed, the newly
formed characters may be accessed as if they were in the
"normal"CGROM.ThisRAMcontains192unchangeable
characters.ThustheCGRAMexpandsthecharacter
representation available to the user.
There are two distinct areas of RAM within the display
module. The main area,80 byes wide,is dedicated to the
display and is called Data (DD) RAM. This is the storage zone
for information to be displayed. The actual display is a
"window" of this RAM and may project only a portion of these
80 bytes.77
CG RAM consists of 64 bytes which range from 40 to
7F(hex). These 64 locations yield 8"custom" 5x7(or 5x8)
symbols or 5x10 (or 5x11) ones. Memory locationS 40-47 locate
the first custom 5x7 character. 40 is the top row of this
character,47is the 8th row. Similarly 48-4F locate the
second.CG character and 78-7F locate the eighth custom
character.The locations 40-7F are the CG"programming"
locations only. Once programmed, these special characters are
displayed by writing to character font locations 00-07 (hex).
00 will return that character residing in locations 40-47, 01
returns 48-4F,etc.
While the CG Ram byte is8 bits wide,only 5 least
significant bits appear on the5 bit wide LCD.Thus D4
represents the left-most dot and DO does the right most dot.
To illustrate, loading a CG Ram byte with 1F turns all dots in
that row on; loading a byte with 00 turns all dots off. All 7
or 8 rows must be programmed at each desired CG location. The
programming procedure is:a) with RS=0 enter the address of
the top row of the character to be programmed (ie. 40, 48, 50
etc), b) with RS=1 enter pattern data for row 1 (the top row),
c)continue to enter pattern data for rows 2-8; it is not
necessary to enter additional addresses if the module has been
initialized with command 06 (auto-increment of cursor). This
procedure may be continued until all CG bytes have been
loaded.78
The CG Ram can create an attractive, "reverse-video" 3x5
pattern. Numerals look especially good in this format. Most
letters can be displayed. The limitation of 8 characters can
be circumvented by creating a "libraries" resident in the host
system of eight custom system symbles each. Eight custom
symbols can be displayed at any ONE time. The CG RAM can be
periodically reloaded as display requirements change. If you
reload a CG location which is currently on display, it will be
immediately apparent. A display employing multiple controllers
(ie 4x40,2x80,4x80)allow the creation of 8symbols per
controller. The CG RAM adds interest and flexibility to the
LCD module.
A4.UNIQUE TIMING ASPECTS OF LCDs
LCD modules provide a complete display-subsystem which
must be properly interfaced to the host micro-computer. The
modules must be classified as a "slow" peripheral. Both access
andstrobetimesexceedthosenormallyencountered.A
successful marriage may require some indirection and strict
attention to detail.
The enable ("E")signal is the key device line. This
signal "clocks" the data and control signals into the LCD's
internal microcontroller. The "E" signal must be a positive
going, clean digital strobe, which is active while data and79
control information are stable and true. The modules do not
have a chip select line and so a decoded, host "select" signal
must come with a proper strobe to generate this "E". All
module timing is referenced to specific edges of the "E"
signal. The "E" signal is not a continuously clocked one, as
on the 6800 family of devices. The "E" signal is applied only
when a specific module transaction is desired.
The "E" strobe must be 450 ns wide minimum. It has a
minimum period of 1000 ns. The "E" line would only be pulsed
during a "read" of the busy flag, performed during a "polled"
display routine. Normal "E" strobe pulse are approximately 40
microseconds apart, which is the maximum display throughput.
The 2 control lines, RS and R/W, must set up 140 ns prior
to the activation, or rise, of "E". These signals must remain
stable, and hold for 10 ns after the fall of "E". When a
parallel port supplies RS, R/W and "E", the signals are not
allowed to be changed together. This would result if a single
instruction was employed and would surely violate the set-up
requirement. Instead, a second instruction must independently
set the "E" bit high, after RS and R/W have been set. When the
"E" signal is instead derived from a host strobe signal it is
only necessary to choose address or control signals which meet
the 140 ns demand. A single instruction transfer would be
perfectly valid in this case and is the goal. When the host80
outputs RD and WR strobes, these should not be linked to the
module's R/W line. Since this same signal provides the "E",
a set-up violation will occur. In this case, it is preferable
to use an address bit which sets up earlier in the host's
machine cycle. This is a crucial point.
The data bus must set up 195 ns prior to the fall of "E".
Again these lines must hold for at least 10 ns after "E"
falls.
Aclassicproblemisencounteredwhenthehost
microcomputer is running so fast that the strobes are too
narrow (<450 ns) to serve as the "E" pulse. In this case: a)
prolong these pulses by using the host's "ready" input, b)
prolong by employing that mode which extends timing, or c)
decrease the host's crystal frequency. When these options are
not viable it will be necessary to latch both the data and
control information, and then activate the "E" signal.
The timing characters for the read and write operations
are shown in Figure A.1 and A.2 respectively.81.
Timing Characteristics: Read Operation
Item Symbol Min. Typ. Max UnitI
Enable cycle time tcya
1 - - As
Enable pulse width PWEH 450 - - ris
Enable rise time tEr - - 25 ns
Enable fall time tEt - - 25 ns
Address set-up time tAs 140 - - ns
Address hold time tAH 10 - ns
Data delay time tOOR - - 320 ns
Data hold time tDHR 20 - - ns
Timing Chart: Read Operation
RS
VIII
R/W
V,
E
V,
---> tER
PWEH
tEF
V,,
VIL
VIII
tAH
toHR
DB0-087
tcycE
LM2457/4
Figure A.1 Timing for the Read Operation82
Timing Characteristics: Write Operation
Item Symbol Min. Typ. Max. Unit
Enable cycle time tcycE
1 - As
Enable pulse width PWEH 450 - - ns
Enable rise time tE, - - 25 ns
Enable fall time 41 - - 25 ns
Address set-up time tAS 140 - - ns
Address hold time tAH 10 - - ns
Data set-up time tOSW 195 - - ns
1Data hold time t, 10 - - ns
Timing Chart: Write Operation
RS
L
to
VIM
IL
PWEH
Vol
IL
tAH
tcycE
LM2457/5
Figure A.2 Timing for the Write Operation83
AS.SOFTWARE REQUIREMENTS
System software manages the display module. Software
controls just what is placed on display, from which source it
isobtained,andforhowlongitistoremain.All
interactions between the module and the outside are governed
in this manner. The software is designed to control the system
hardware so that timely and appropriate signals appear at the
LCD.
A module normally displays:
a)"fixed" messages "pulled" from system ROM (operator
prompts, preambles, diagnostics etc.)
b)"live"computeddataenteredfromsystemRAM
(measurements, input status, keyboard activity etc.) or
c)"priority" data from some external source may enter
the system through a communications channel
These functions place overall system management demands
upon the software. Good consideration must be given to the
display's role within the product to optimize this handling.
Separate from system management is "display specific"84
software. These are the techniques which achieve proper and
efficient data transfer both to and from the LCD screen. The
software"teams"withthehardwaretocreatedisplay
"transitions" with the minimum expenditure of effort. This
goalmay beachieved bycomplying withthesesoftware
guidelines:
a) choose a "naturally occurring" output strobe for use
as the display "enable" strobe. This should be a pulse that
will be created automatically by the system microprocessor
during an I/O or external memory transaction.
b) encode or gate this pulse so that it is applied to the
display module ONLY when the module has been truly selected.
c) strive to have both "reads" and "write" to the display
generate the "enable"
d) insure that this "enable" is active for 450 ns minimum
e) employ a stable address bit (usually AO) to control
RS. This allows 2 adjacent addresses to "toggle" the display
from "command" mode to character mode
f)observe the module's "execution time". The module
"goes busy" after every transaction. An additional transfer,85
during this busy period, may not be received or may be in
error. Normally, the execution time is about 40 gS although
the "clear display" and "home cursor" commands may take nearly
1700 AS.
Finally, software must efficiently transfer data from
memory to the display. Usually, messages destined for display
arestoredinsequentialmemorylocations.Apointer
designates the starting location of each message. A subroutine
would then perform this sequence of events:
a) clear the display
b) zero a "data transfer" counter
c)load the micro's accumulator with data from the
"pointed" location
d) output this to the display appropriately addressed, so
that RS is properly encoded
e) increment the data transfer counter
f) test the data transfer counter to determine if either
the line or display is "full", branch to another routine if
"yes"86
g) read the busy flag or delay for 40 gs
h) increment the memory pointer and "loop" to event (c)
As an aid to software development, certain key display
operating codes are presented.
A6. INTERFACE BETWEEN HD44780 AND HD44100H
A diagram for interfacing between HD44780 controller and
HD44100H drivers is shown in Figure A.3.COMI--COM
(COM,
SEC, SEC
1 6le)
0
Dot Matrix Liquid Crystal Display Panel
0
HD44100H
CL,
CL,
Vu
CND
V
V
V.
4 4 1 6 0
11% y
DL, DR,
FCS
SHE.,
>c..) Cs>t>33 >3-
DL,
DR,
40
HDU100 H
-
OL,I I
y
°DR,
FCS
SHL,
SHLI
4112u
(7)*,:WW;
DL,
DR,
0
HD4-4103 H
1
11.
DLI Y DR'
FCS
SHLt
SHL,
DL,
DR,
-1/z u2 1).>.>"td..»
Figure A.3Interface between HD44780 and HD44100H